Know ATS Score
CV/Résumé Score
  • Expertini Resume Scoring: Our Semantic Matching Algorithm evaluates your CV/Résumé before you apply for this job role: Senior Staff/ Staff Design Verification Engineer/Architect.
Malaysia Jobs Expertini

Urgent! Senior Staff/ Staff Design Verification Engineer/Architect Job Opening In Penang Malaysia – Now Hiring Lattice Semiconductor

Senior Staff/ Staff Design Verification Engineer/Architect



Job description

Overview

Lattice is a worldwide community of engineers, designers, and manufacturing operations specialists in partnership with world‑class sales, marketing, and support teams, who are developing programmable logic solutions that are changing the industry.

Our focus is on R&D, product innovation, and customer service, and to that focus we bring total commitment and a keenly sharp competitive personality.

Responsibilities & Skills

Lattice Semiconductor is seeking a Design Verification Engineer/Architect to join the R&D organization.

This position is an opportunity to be part of a dynamic team with ample opportunity to contribute, learn and grow.

As a Verification Engineer/Architect, you will work with IP architect to understand IP features, create verification & testing strategies, which include creating testbench architecture, testplan, perform detailed testing of IP features and ensure coverage is met.

You will need to ensure the IP is compatible with industry standard synthesis & simulator tools.

You will also co‑ordinate with IP designer on IP release mechanism for testing.

You are also expected to develop scripts in Python and other script languages to automate the soft IP development and testing process.

Key Skills

  • At least 8 years Digital Design Verification Related Experience
  • Bachelor or Masters Degree in relevant field, such as Electronics and Electrical Engineering, Computer Engineering, Computer Science.

  • Skill in debugging and analyzing complex digital design
  • Experience in HDL and HVL Languages and Methodologies, such as SystemVerilog, UVM, OVM, Formal, SystemC.

  • Knowledge in ASIC/FPGA/SoC verification or development cycle
  • Knowledge in simulation tools like Cadence IES/XCELIUM, Synopsys VCS or Mentor's Questa
  • Experience in building and deploying Design Verification related tools & methodologies.

  • Experience in programming or scripting skills, such as C++, Python, Perl, Shell, TCL or Make.

  • Strong communication, analytical and documentation skills and ability to interface with other groups/site
  • Experience in industry standard protocols & technologies such as AMBA, Ethernet, PCIe, DRAM, Video, Security is a strong plus.

Benefits

Lattice recognizes that employees are its greatest asset and the driving force behind success in a highly competitive, global industry.

Lattice continually strives to provide a comprehensive compensation and benefits program to attract, retain, motivate, reward and celebrate the highest caliber employees in the industry.

Legal & Diversity Statement

Applications are welcome from all qualified candidates.

#J-18808-Ljbffr


Required Skill Profession

Engineering



Your Complete Job Search Toolkit

✨ Smart • Intelligent • Private • Secure

Start Using Our Tools

Join thousands of professionals who've advanced their careers with our platform

Rate or Report This Job
If you feel this job is inaccurate or spam kindly report to us using below form.
Please Note: This is NOT a job application form.


    Unlock Your Senior Staff Potential: Insight & Career Growth Guide